

---

# **Clock and Data Recovery Architectures & Circuits**

Pavan Hanumolu

hanumolu@illinois.edu

Dept. of Electrical and Computer Engineering  
University of Illinois, Urbana-Champaign

Feb. 22, 2015


# Serial Link Applications

---


**Transmitter  
(Tx)**

**Receiver  
(Rx)**


**Chip-to-chip  
Electrical link**



**Optical link**



# Serial Link Components




□ Transmitter

□ Channel


□ Receiver

□ Clock Recovery (CR) + Data sampler = CDR


# Serial Link Waveforms



# Serial Link Eye Diagrams




# This Tutorial Focus: CDR



# Tutorial Goals

---



- ❑ Map application requirements to CDR specifications
- ❑ Optimal architecture choice based on CDR specs.
  - Exposure to different CDR architectures
  - Develop intuition for design tradeoffs
  - Awareness to practical considerations

# Tutorial Roadmap

---

- Performance metrics *unique to CDR*
  - Basic architectures
    - Linear/Bang-bang
    - Digital
    - Hybrid
  - Application-specific CDRs
    - Multi-lane chip-to-chip links
    - Repeaters for optical links and active cables
  - Summary
-

# CDR Performance Metrics

- ❑ Jitter tolerance (JTOL)
- ❑ Jitter generation (JGEN)
- ❑ Jitter transfer (JTRAN)

**Jitter metrics**

**Scalability**


**Power**

**CDR**

**Supply noise sensitivity**

**Area**

**Operating range**





# Jitter Tolerance (JTOL)


- Maximum tolerable input jitter for a given BER

$$\text{BER} = \frac{\text{Number of bit errors}}{\text{Number of transmitted bits}}$$

*send  $3 \times 10^{12}$ , no error, 95% confidence*




# JTOL Mask




- Increase data input sinusoidal jitter until BER exceeds target

# Jitter Transfer (JTRAN)

- Amount of jitter attenuation provided by CDR



# JTRAN Mask




- Modulate data input with sinusoidal jitter and measure resulting output jitter

# Jitter Generation (JGEN)

- Amount of output jitter when fed with clean data

*How does jitter getting generated by CDR w/ clean input*




# Tutorial Roadmap

---

- Performance metrics
  - **Basic architectures**
    - **Linear/Bang-bang**
    - **Digital**
    - **Hybrid**
  - Application-specific CDRs
    - Multi-lane chip-to-chip links
    - Repeaters for optical links and active cables
  - Summary
-

# Phase-Locked Loop based CDR




❑ This **WON'T work** because:

- Crystal oscillators at TX and RX do not match
- No phase relationship between received data and RCK


❑ **Need:** Acquire freq. & phase information from data

# PLL-based CDR



- ❑ Phase detector should tolerate missing transitions
- ❑ Rest of the building blocks similar to a PLL
- ❑ Neg. edge of recovered clock locks to data edge
- ❑ Pos. edge samples data in the middle of the eye



# Linear (Hogge) Phase Detector<sup>[1]</sup>



- Error output ( $D_E - D_R$ ) is difference of 2 pulses
  - Pulse width of  $D_E$  is proportional to phase error
  - Pulse width of  $D_R$  is fixed and is equal to  $T_{RCK}/2$
- Area under  $D_E - D_R$  is proportional to phase error
  - Area is zero when RCK is aligned with  $D_{IN}$


*when there is a transition, D<sub>E</sub> pulses  $\Delta\phi$ , D<sub>R</sub> pulses  $\frac{T}{2}$ .  
They are quite if no transition presents. Compare D<sub>E</sub> to D<sub>R</sub>.*

# Hogge PD Waveforms




# Hogge PD Transfer Function

Average Phase Detector Output




Linear range :  $\pm\pi$

$$\text{Gain } K_{\text{pd}} = \frac{1}{2\pi}$$



when  $\Phi_{\text{ERROR}} \neq 0$  because  
 $\exists \Delta f$ , Hogge PD is not a  
 frequency detector.

[illegible]

□ Type-II response

- 2 integrators – one in the loop filter and the other is VCO


- ❑ Zero static phase offset (ideally)

- CP output should be zero in steady state
- Implies input phase error = 0

most CDR is type 2 because we don't tolerate  $\Delta\varphi$

b/w data & clock  $\leftarrow$  In the middle of the eye.

# Choosing Loop Parameters




$$LG(s) = K_{PD} \cdot \left( R + \frac{1}{sC} \right) \cdot \frac{K_{VCO}}{s}$$


$$\omega_z = \frac{1}{RC}, \quad \omega_{p1} = 0, \quad \omega_{p2} = 0$$

$R \sim \text{few } k\Omega s$ ,  
JTRAN BW  $\approx \omega_{ugf}$  *unit gain freq*,

$$\Phi_M = \arctan \left( \frac{\omega_{ugf}}{\omega_z} \right)$$



# Jitter Transfer Function *Mason's Rule*



$$\begin{aligned}
 H_{\text{JTRAN}}(s) &= \frac{\Phi_{\text{RCK}}(s)}{\Phi_{\text{DIN}}(s)} = \frac{\text{FPG}(s)}{1 + \text{LG}(s)} \\
 &= \frac{1 + sRC}{1 + sRC + s^2 \cdot \frac{C}{K_{\text{VCO}}K_{\text{PD}}}} \\
 &\equiv \frac{1 + s/\omega_z}{(1 + s/\omega_{\text{PL}})(1 + s/\omega_{\text{PH}})}
 \end{aligned}$$


*usually  $\omega_z \sim \omega_{\text{PL}}$*

$\omega_z = 1/RC$   
 $\omega_{\text{PL}} \approx 1/RC$   
 $\omega_{\text{PH}} \approx K_{\text{VCO}} \cdot K_{\text{PD}} \cdot R$

**JTRAN BW** =  $\omega_{-3\text{dB}} \approx \omega_{\text{PH}} \approx K_{\text{VCO}} \cdot K_{\text{PD}} \cdot R$

• *usually overdamped.*

# Linear CDR Drawbacks



- ❑ Jitter peaking (large loop filter area)
- ❑ Coupled JTRAN and JTOL  
*can't choose one over another*
- ❑ Hogge PD non-idealities

# Jitter Peaking (I)

□ Zero in feed-forward path → inevitable peaking


$$H_{JTRAN}(s) = \frac{1 + sRC}{1 + sRC + s^2 \cdot \frac{C}{K_{VCO}K_{PD}}}$$

$\omega_z$  has to be  
less than  $\omega_{p1,2}$ .

$$\omega_z = 1/RC$$


$$\omega_{PL} \approx 1/RC$$

$$\omega_{PH} \approx K_{VCO} \cdot K_{PD} \cdot R$$



# Jitter Peaking (II)<sup>[2]</sup>


$$\text{Jitter Peaking [dB]} \approx \frac{8.686}{K_{\text{VCO}} K_{\text{PD}} C R^2} \approx \frac{8.686}{\omega_{-3\text{dB}} C R}$$



□ BW = 4MHz, R = 1kΩ & 0.1dB peaking, C ~ 3.5nF

*repeaters : can't tolerate any jitter peaking.*

# Jitter Tracking




$$\begin{aligned}
 H_{\text{JTRACK}}(s) &= \frac{\Phi_E(s)}{\Phi_{\text{DIN}}(s)} = \frac{1}{1 + \mathbf{LG}(s)} \\
 &= \frac{s^2 \cdot \frac{C}{K_{\text{VCO}} K_{\text{PD}}}}{1 + sRC + s^2 \cdot \frac{C}{K_{\text{VCO}} K_{\text{PD}}}} \\
 &\equiv \frac{s^2 / \omega_{\text{PL}} \omega_{\text{PH}}}{(1 + s/\omega_{\text{PL}})(1 + s/\omega_{\text{PH}})}
 \end{aligned}$$

$$\text{JTRACK BW} = \underbrace{\omega_{-3\text{dB}}}_{\approx \omega_{\text{PH}}} \approx K_{\text{VCO}} \cdot K_{\text{PD}} \cdot R$$

When jitter  $f \ll \text{BW}$ , fully tracked.

# Jitter Tolerance (JTOL) (I)



$$|\Phi_E| < 0.5 UI$$


$$\Phi_{DIN} \times H_{JTRACK}(s) < 0.5 UI$$

$$\Rightarrow \Phi_{DIN} < \frac{0.5 UI}{H_{JTRACK}(s)}$$

$$\underline{\underline{H_{JTOL}(s) = \frac{0.5}{H_{JTRACK}(s)}}}$$

$$H_{JTOL}(s) = \frac{0.5 (1 + s/\omega_{PL}) (1 + s/\omega_{PH})}{s^2 / \omega_{PL} \omega_{PH}}$$

# Jitter Tolerance (JTOL) (II)




- JTOL improves w/ better jitter tracking
  - Better jitter tracking → wider JTRAN bandwidth!

# Coupled JTRAN/JTOL Behavior

$$H_{JTRAN}(s) = \frac{1 + sRC}{1 + sRC + s^2 \cdot \frac{C}{K_{VCO}K_{PD}}}$$


$$H_{JTRACK}(s) = \frac{s^2 \cdot \frac{C}{K_{VCO}K_{PD}}}{1 + sRC + s^2 \cdot \frac{C}{K_{VCO}K_{PD}}}$$



□ Both JTRAN and JTOL are governed by  $\omega_{PH}$


## \* JTOL

usually JTOL is the larger the better since it characterizes how much jitter in the data stream can CDR tolerate w/o causing a bit error.




## \* Jtran

however, this does require the recovered clock to "track" the jittery data in order to track the behavior well.



$\Delta$  this can cause the recovered clock to be jittery, or even sometimes missing edges.


# Hogge PD Non-idealities: Offset<sup>[2]</sup>



- FF1 clock-to-Q delay introduces phase offset  
*causing locking errors.*

# Hogge PD Offset Mitigation<sup>[2]</sup>


*hard to track PVT*



- ❑ FF1 clock-to-Q delay introduces phase offset
- ❑ FF1 delay compensated by inserting buffer
  - $T_D$  may not track  $T_{CK-Q}$  across supply and temperature
  - Generating small well controlled  $T_D$  is also difficult

*main reason Hogge PD not used in high f.*



# Hogge PD Non-idealities: DDJ<sup>[2]</sup>




- $D_E/D_R$  pulses not aligned in time ↑ causing VCO  $f \uparrow$
- "Tri-wave" on  $V_C$  causes Data Dependent Jitter (DDJ)
- See [2] for modified Hogge PD to mitigate DDJ

# Bang-Bang Phase Detector (I)


□ Can we detect phase error from sampled data?



# Bang-Bang Phase Detector (II)<sup>[3]</sup>



# BBPD Characteristics: w/o Jitter




nonlinear


Useful range :  $\pm\pi$

Gain  $K_{PD}|_{\Delta T=0} = \infty$

# BBPD Characteristics: w/Jitter (I)<sup>[4]</sup>



Discrete PDF of BBPD output



$$P(V_{PD} = V_L) = \int_{-\infty}^{-\Delta T} p(x) dx$$

$$P(V_{PD} = V_H) = \int_{-\Delta T}^{\infty} p(x) dx$$

$$\overline{V_{PD}(\Delta T)} = V_L \cdot P(V_{PD} = V_L) + V_H \cdot P(V_{PD} = V_H)$$

# BBPD Characteristics: w/ Jitter (II)


$$\overline{V_{PD}(\Delta T)} = 2V_o \cdot \text{erf} \left( \frac{\Delta T}{\sigma_j} \right)$$

$$\text{erf}(x) = \frac{1}{\sqrt{2\pi}} \int_0^x e^{-y^2} dy$$

$$\text{Gain } K_{PD}|_{\Delta T=0} = \frac{2V_o}{\sqrt{2\pi}\sigma_j}$$


Linear range :  $\pm 2\sigma_j$

linearized due to jitter.



$$K_{PD} = \frac{d\overline{V_{PD}(\Delta T)}}{d\Delta T} = \frac{2V_o}{\sqrt{2\pi}\sigma_j} e^{\left(-\frac{\Delta T}{\sqrt{2}\sigma_j}\right)^2}$$

# Full-rate Bang-Bang CDR




- ❑ Type-II response
- ❑ Near-zero static phase offset
- ❑ Insensitive to charge-pump non-idealities
- ❑ VCO & PD operate at full-rate ( $F_{VCO} = F_{DIN}$ )
  - Could become a speed bottleneck
  - Solution: Half-rate bang-bang CDR


sub-rate CDR

because  $K_{PD}$  is large!  
 might be a PDK limitation

# Half-rate CDR Waveforms




# Half-Rate Bang-Bang CDR



- Topology same as full-rate architecture
  - Same phase detection logic as full-rate
- Requires quadrature VCO
- Lower loop update rate → higher loop latency

# Choosing Loop Parameters<sup>[5]</sup>



$$\text{Damping factor } \xi = \frac{\Delta\Phi_{RCK} \text{ due to prop. path}}{\Delta\Phi_{RCK} \text{ due to integ. path}} = \frac{2RC}{T_{UPDATE}} \gg 1$$



- BBPD makes the loop non-linear
  - Cannot use transfer function analysis
  - Loop gain is infinite  $\rightarrow$  unstable in “linear sense”
  
- Ensure stability by choosing large damping factor
  - Relatively independent proportional and integral paths

# Bang-Bang CDR Drawbacks


---

- ❑ Coupled JTRAN and JTOL
  - ❑ Jitter peaking
  - ❑ Large loop filter area
- } Similar to linear CDR
- 
- ❑ **JGEN caused by limit cycles** (*nonlinear behavior*)
  - ❑ **JTRAN dependence on input jitter**

# Steady-State Limit Cycles (I)





# Steady-State Limit Cycles (II)




Proportional path dominates dithering jitter

*I path suppress low f drifts*

# Loop Delay Increases JGEN



# JGEN vs. Bang-Bang Step Size



- As bang-bang step size increases:
  - Contribution of PD noise to output noise increases
  - Contribution of VCO noise to output noise decreases

# JTRAN Dependence on Jitter

---

$$\text{JTRAN BW} \approx K_{PD} \cdot K_P \cdot K_{VCO}$$

$$\text{Gain } K_{PD}|_{\Delta T=0} = \frac{2V_o}{\sqrt{2\pi}\sigma_j} \implies \text{JTRAN BW} \propto \frac{1}{\sigma_j}$$

- JTRAN is inversely proportional to input jitter
  - Difficult to predict *a priori*
- Set JTRAN for minimum input jitter condition
  - Makes it more susceptible to VCO phase noise

# Tutorial Roadmap


---

- Performance metrics
  - **Basic architectures**
    - **Linear/Bang-bang**
    - **Digital**
    - **Hybrid**
  - Application-specific CDRs
    - Multi-lane chip-to-chip links
    - Repeaters for optical and active cables
  - Summary
-

# Eliminating Loop Filter Capacitor

*Just like digital PLL*


- Map CP + LF into digital domain directly



$$i_{cp}R + \frac{i_{cp}}{Cs} \Rightarrow i_{cp}R + \frac{i_{cp}T}{C} \frac{z^{-1}}{1-z^{-1}}$$


- Digital accumulator replaces loop filter capacitor
  - Large time constant with small area
  - Infinite DC gain → ideal Type-II behavior
  - PVT insensitive
  - Easy to reconfigure for loop dynamics control

# Simple Digital CDR<sup>[6]</sup>




- ❑ Loop filter must operate at data rate
- ❑ **Need:**
  - Wide operand high-speed adders
  - High speed/resolution **D**igital to **A**nalog **C**onverter (**DAC**)

# Reducing Speed Requirements (I)




- ❑ Decimation eases speed requirements
- ❑ Lower update rate  $\rightarrow$  increases loop latency
  - Loop latency increases dithering jitter
- ❑ Observation: Proportional path dominates jitter

# Reducing Speed Requirements (II)



- ❑ Fast proportional path *no latency*
  - Minimize latency  $\rightarrow$  reduce dithering jitter
- ❑ High resolution integral path
  - Minimize tracking jitter
- ❑ Minimal hardware penalty
  - Needs only 2-level high-speed PDAC

# Practical Digital CDR




- ❑ Loop delay increases integral path dithering jitter
  - Reduce gain by dropping lower LSBs
- ❑ IDAC implemented using  $\Delta\Sigma$  techniques
- ❑ Proportional and integral controls summed in VCO
- ❑ Area efficient  $\rightarrow$  can be fully integrated

# Digital CDR Drawbacks

---


- ❑ Coupled JTRAN and JTOL
  - ❑ Jitter peaking
  - ❑ ~~Large loop filter area~~
- } Similar to linear CDR
- 
- ❑ JGEN vs bang-bang step size tradeoff
  - ❑ JTRAN dependence on input jitter
- } Similar to BB CDR
- 
- ❑ **Sensitive to Consecutive Identical Digits (CIDs)**

# Impact of CIDs<sup>[7]</sup>



- ❑ BBPD output is zero for the duration of CIDs
  - CDR operates in open loop
- ❑ All benefits of feedback are lost
  - Noise, leakage, PVT sensitivity, ...

# JGEN due to CIDs




- CIDs exacerbate frequency quantization error
  - Output phase drifts at a rate proportional to freq. error
- Impact on JGEN depends on:
  - Number of CIDs ( $N_{CID}$ )
  - Integral path frequency quantization error ( $\Delta F_I$ )

# Analog vs. Digital CDRs

---

- Analog CDR using linear PD
  - Well-controlled loop dynamics
  - PD non-idealities degrade timing margin/BER
  - Large loop filter capacitor
  
- Digital CDR using bang-bang PD
  - Non-linear loop dynamics (JTRAN depends on jitter)
  - Bang-bang PD maximizes timing margin
  - No large capacitor (small area)
  
- Can we combine the advantages?


# Hybrid Analog/Digital CDR<sup>[8]</sup>



- Proportional path sets loop bandwidth (JTRAN)
  - Fixed gain leads to linear loop dynamics
  - Eliminates phase quantization error
- Digital integral path sets steady state
  - Makes it insensitive to linear PD phase offset
  - Accumulator filters BBPD quantization error
  - Causes ripple on the proportional path

# Hybrid CDR JTRAN Characteristics

- JTRAN independent of jitter amplitude




# Tutorial Roadmap

---

- Performance metrics
  - Basic architectures
    - Linear/Bang-bang
    - Digital
    - Hybrid
  - **Application-specific CDRs**
    - **Multi-lane chip-to-chip links**
    - **Repeaters for optical links and active cables**
  - Summary
-


# Multi-lane Chip-to-Chip Links

---



- ❑ Source synchronous clocking is common  
*clock forwarding*
- ❑ BUT many standards mandate embedded clocking
  - Examples: PCIe, XAUI, SATA, etc.

# Multi-Lane CDR Challenges




- Many VCOs & capacitors
- Large area
- Harmonic locking


# Multi-Lane CDR Solution

## Digital Phase Accumulator (DPA)

*8-10 phases*




# Digital Phase Accumulator (DPA)



- ❑ Oscillators are phase accumulators
  - Modulo  $2\pi$  accumulation
- ❑ Mimic oscillator operation
  - Explicit phase accumulation
  - Infinite phase shifting by modulo accumulation


# Conceptual DPA Realization

---



- Digital accumulator mimics phase accumulation
  - Rate governed by clock frequency
  - Modulo arithmetic maps  $2\pi$  phase to 0
- DPC generates output phase
  - DPC non-idealities directly appear at the output

# Practical DPA Realization




□ DPC implemented using a mux

$$\Phi_{OUT} = \Phi_{VCO} + D_{CTRL} \cdot K_{DPC}$$


$$\text{For M-phase VCO : } K_{DPC} = \frac{2\pi}{M}$$

# Dual-Loop CDR<sup>[9]</sup>



- ❑ Dual loop: Loop # 1: PLL(MPG), Loop # 2: CDR
- ❑ DPA replaces DCO in the CDR
- ❑ PLL guarantees frequency locking



# Practical Dual-Loop CDR<sup>[10]</sup>



- ❑ Phase interpolator ( $\Phi_{INT}$ ) improves DPA resolution
  - Better JGEN
- ❑ PI resolution depends on many factors
  - Input rise time, input phase spacing, PI BW,...




# Long-Haul Communication

---



- Difficult to achieve error-free operation


# Active Repeaters *= receive, denoise, retransmit*



## □ Repeater requirements

- Tolerate large input jitter (high JTOL)
- Filter input jitter (low JTRAN) w/ minimal peaking
- Re-transmit with low jitter (Low JGEN)


# How About Conventional CDR?




- ❑ Jitter peaking  $\rightarrow$  large loop filter capacitor  
*small jitter peaking.*
- ❑ High JTOL  $\rightarrow$  high JTRAN *due to coupling*
  - Cannot adequately filter i/p jitter  $\rightarrow$  degrades RCK jitter

# How to Eliminate Jitter Peaking?

- **Main idea:** Remove zero in feed-forward path





Feed-forward across **current** integrator




# Eliminate Jitter Peaking (I)<sup>[11]</sup>

Feed-forward across **phase** integrator (VCO)





No zero in feed-forward path


# Eliminate Jitter Peaking (II)



# CDR w/ No Jitter Peaking



# D/PLL CDR Jitter Transfer (I)



$$\mathbf{LG}_{\text{PLL}}(s) = K_{\text{PD}} \cdot \frac{1}{sC} \cdot \frac{K_{\text{VCO}}}{s}; \quad \mathbf{LG}_{\text{DLL}}(s) = K_{\text{PD}} \cdot \frac{1}{sC} \cdot K_{\text{VCDL}}$$

$$\begin{aligned} \mathbf{H}_{\text{JTRAN}}(s) &= \frac{\Phi_{\text{RCK}}(s)}{\Phi_{\text{DIN}}(s)} = \frac{\mathbf{LG}_{\text{PLL}}(s)}{1 + \mathbf{LG}_{\text{PLL}}(s) + \mathbf{LG}_{\text{DLL}}(s)} \\ &= \frac{1}{1 + s \cdot \frac{K_{\text{VCDL}}}{K_{\text{VCO}}} + s^2 \cdot \frac{C}{K_{\text{VCO}}K_{\text{PD}}}} \end{aligned}$$

*no zero, no peaking if overdamped.*

# D/PLL CDR Jitter Transfer (II)


$$\mathbf{H}_{\text{JTRAN}}(\mathbf{s}) = \frac{1}{1 + \mathbf{s} \cdot \frac{\mathbf{K}_{\text{VCDL}}}{\mathbf{K}_{\text{VCO}}} + \mathbf{s}^2 \cdot \frac{\mathbf{C}}{\mathbf{K}_{\text{VCO}}\mathbf{K}_{\text{PD}}}} \equiv \frac{1}{(1 + \mathbf{s}/\omega_{\text{PL}})(1 + \mathbf{s}/\omega_{\text{PH}})}$$

$$\Rightarrow \omega_{\text{PL}} \approx \mathbf{K}_{\text{VCO}}/\mathbf{K}_{\text{VCDL}}; \omega_{\text{PH}} \approx \mathbf{K}_{\text{VCDL}} \cdot \mathbf{K}_{\text{PD}}/\mathbf{C}$$


$$\boxed{\text{JTRAN BW} = \omega_{-3\text{dB}} \approx \omega_{\text{PL}} = \mathbf{K}_{\text{VCO}}/\mathbf{K}_{\text{VCDL}}}$$

□ No jitter peaking if damping factor > 0.707

□ JTRAN BW = lower of the 2 pole frequencies



# D/PLL CDR Jitter Tolerance (I)



$$\begin{aligned}
 H_{\text{JTRACK}}(s) &= \frac{\Phi_E(s)}{\Phi_{\text{DIN}}(s)} = \frac{1}{1 + LG_1(s) + LG_2(s)} \\
 &= \frac{s^2 \cdot \frac{C}{K_{\text{VCO}}K_{\text{PD}}}}{1 + s \cdot \frac{K_{\text{VCDL}}}{K_{\text{VCO}}} + s^2 \cdot \frac{C}{K_{\text{VCO}}K_{\text{PD}}}} \\
 &\equiv \frac{s^2 / \omega_{\text{PL}}\omega_{\text{PH}}}{(1 + s/\omega_{\text{PL}})(1 + s/\omega_{\text{PH}})}
 \end{aligned}$$

# D/PLL CDR Jitter Tolerance (II)

$$H_{\text{JTRACK}}(s) = \frac{s^2 \cdot \frac{C}{K_{\text{VCO}}K_{\text{PD}}}}{1 + s \cdot \frac{K_{\text{VCDL}}}{K_{\text{VCO}}} + s^2 \cdot \frac{C}{K_{\text{VCO}}K_{\text{PD}}}} \equiv \frac{s^2 / \omega_{\text{PL}}\omega_{\text{PH}}}{(1 + s/\omega_{\text{PL}})(1 + s/\omega_{\text{PH}})}$$


$$\Rightarrow \omega_{\text{PL}} \approx K_{\text{VCO}}/K_{\text{VCDL}}; \omega_{\text{PH}} \approx K_{\text{VCDL}} \cdot K_{\text{PD}}/C$$

$$\text{JTRACK/JTOL Corner} = \omega_{-3\text{dB}} \approx \omega_{\text{PH}} \approx K_{\text{VCDL}} \cdot K_{\text{PD}}/C$$

□ JTOL corner = **higher** of the 2 pole frequencies




# D/PLL CDR JTRAN vs. JTOL



## □ Decoupled JTRAN and JTOL


- $\omega_{PL}$  sets JTRAN BW
- $\omega_{PH}$  sets JTOL corner frequency

# A Practical D/PLL CDR



- Additional frequency-locking loop (FLL)
- Challenges:
  - Frequency detection of random data
  - Interaction between FLL and PLL

# Limited Capture Range



- Symmetric PD transfer characteristic
- Avg. PD output becomes zero w/ frequency error
  - PD cannot detect large frequency error


# Frequency Detectors

---

- Rotational frequency detector<sup>[12-14]</sup>
- Quadri-correlator frequency detector<sup>[15-16]</sup>
- Stochastic reference clock generator<sup>[17]</sup>
- Miscellaneous FDs
  - Strobed linear PD<sup>[18]</sup>
  - Counting BBPD outputs <sup>[19]</sup>

# Summary

---



- ❑ Understanding of CDR specifications
  - What are the important jitter metrics for a given app.?
- ❑ Understanding of CDR architectures
  - What is the best architecture for a given app.?
- ❑ CDR design techniques
  - How to choose the loop parameters?

# Selected References (I)

---

1. C. Hogge, "A self correcting clock recovery circuit," *J. Lightwave Technol.*, pp. 1312-1314, Dec. 1985.
2. L. DeVito, "A versatile clock recovery architecture and monolithic implementation," in *Monolithic Phase-Locked Loops and Clock Recovery Circuits*, B. Razavi, Ed. Wiley-IEEE Press, 1996, pp. 405-420.
3. J. Alexander, "Clock recovery from random binary signals," *Electr. Lett.*, pp. 541-542, Oct. 1975.
4. J. Lee and B. Razavi, "Analysis and modeling of bang-bang clock and data recovery circuits," *IEEE J. Solid-State Circuits*, pp. 1571-1580, Sep. 2004.
5. R. Walker, et al., "A 2-Chip 1.5 Gigabaud serial link interface," *IEEE J. Solid-State Circuits*, pp. 1805-1811, Dec. 1992.
6. J. Sonntag and J. Stonick "A digital clock and data recovery architecture for multi-gigabit/s binary links", *IEEE J. Solid-State Circuits*, pp.1867-1875, Aug. 2006.

# Selected References (II)

---

7. M. Talegaonkar, R. Inti, P. Hanumolu, "Digital clock and data recovery circuit design: Challenges and tradeoffs", *IEEE Custom Integrated Circuits Conference*, 2011.
8. W. Yin, R. Inti, A. Elshazly, and P. Hanumolu, "A TDC-less 7mW 2.5Gb/s digital CDR with linear loop dynamics and offset-free data recovery," in *ISSCC Dig. Tech. Papers*, pp. 440-442, Feb. 2011.
9. J. Sonntag and R. Leonowich "A monolithic CMOS 10 MHz DPLL for burst-mode data retiming", *IEEE ISSCC Dig. Tech. Papers*, pp.194 -195, Feb. 1990
10. S. Sidiropoulos and M. Horowitz, "A semidigital dual delay-locked loop," *IEEE J. Solid-State Circuits*, 1683–1692, 1997.
11. T. Lee and J. Bulzacchelli, "A 155-MHz clock recovery delay-and phase-locked loop," *IEEE J. Solid-State Circuits*, pp. 1736-1746, Dec. 1992.

# Freq. Detector References (I)

---

12. D. Richman, "Color-Carrier Reference Phase Synchronization Accuracy in NTSC Color Television," Proceedings of the IRE, vol. 42, no.1, pp.106-133, Jan. 1954.
13. A. Pottbacker, et al., "A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s," *IEEE J. Solid-State Circuits*, pp.1747,1751, Dec 1992
14. D. Dalton, et al., "A 12.5-Mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback," *IEEE J. Solid-State Circuits*, pp. 2713–2725, Dec. 2005.
15. F. M. Gardner, "Properties of frequency difference detectors," *IEEE Trans. Comm.*, vol. COM-36, no. 2, pp. 131–138, Feb. 1985.
16. N. Kocaman, et al., "An 8.5–11.5-Gbps SONET transceiver With reference-less frequency acquisition," *IEEE J. Solid-State Circuits*, pp. 1875–1884, Aug. 2013.

# Freq. Detector References (I)

---

17. R. Inti, et al., "A 0.5-to-2.5 Gb/s reference-less half-rate digital CDR with unlimited frequency acquisition range and improved input duty-cycle error tolerance," *IEEE J. Solid-State Circuits*, pp. 3150–3162, Dec. 2011.
18. S. Huang, et al., "An 8.2-to-10.3 Gb/s full-rate linear reference-less CDR without frequency detector in 0.18 $\mu$ m CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb 2014, pp. 152–153.
19. G. Shu, et al., "A 4-to-10.5 Gb/s 2.2 mW/Gb/s continuous-rate digital CDR with automatic frequency acquisition in 65 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb 2014, pp. 150–151.

# Related ISSCC 2015 Papers

---

- Papers 22.7 & 22.8: Reference-less CDRs for beyond 25Gb/s optical links
- 22.1 & 3.7: Fast locking CDR for burst-mode applications
- 3.1: Quarter-rate dual loop CDR
- 10.5: Baud-rate CDR

# Acknowledgements

---

- Jack Kenney, Ali Sheikholeslami, Guanghua Shu, and Mrunmay Talegoankar for reviewing and providing detailed feedback
- Ajith Amarasekara and Ali Sheikholeslami for coordination
- Seong-Joong Kim for assistance with preparation